



### INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:

H04Q 11/04

 $\mathbf{A1}$ 

(11) International Publication Number:

WO 97/09839

(43) International Publication Date:

13 March 1997 (13.03.97)

(21) International Application Number:

PCT/FI96/00473

(22) International Filing Date:

4 September 1996 (04.09.96)

(30) Priority Data:

954158

5 September 1995 (05.09.95)

FI

(71) Applicant (for all designated States except US): NOKIA TELECOMMUNICATIONS OY [FI/FI]; Upseerinkatu 1, FIN-02600 Espoo (FI).

(72) Inventors; and

- (75) Inventors/Applicants (for US only): RUUSKANEN, Markku [FI/FI]; Metsäkaari 3, FIN-06100 Porvoo (FI). KALLION-IEMI, Tapio [FI/FI]; Tornihaukantie 6 E 95, FIN-02620 Espoo (FI).
- (74) Agent: OY KOLSTER AB; Iso Roobertinkatu 23, P.O. Box 148, FIN-00121 Helsinki (FI).


(81) Designated States: AL, AM, AT, AU, AZ, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, US, UZ, VN, ARIPO patent (KE, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

#### **Published**

With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: SWITCH WITH ONE-BIT RESOLUTION



(57) Abstract

The invention relates to implementing switching in a switch in a digital telecommunications system. N incoming signals are introduced to the switch, each comprising successive one-bit time slots that form successive frames each comprising K time slots. The contents of the time slots for the incoming signals are stored in a memory at a memory location determined by a write address in such a way that a word having the width of at least one bit is stored at one memory location. One word at a time is read out from the memory, wherefrom the desired bit is selected for the outbound signal from the switch. To optimize the size and power consumption of the switch, the incoming signals are distributed to X multiplexers (A1...Ax), each interleaving the incoming signals thereto into a single serial output signal (IN1...INX), and writing into memory is carried out by writing the contents of the time slots of the output signals into the same memory location having a width of at least X bits, the memory location changing from one time slot of the output signals of the multiplexers to another.

The second secon

C. ...

1.1

(3) A construction of the second of the s

The state of the second second

pro subsets for the second come o<mark>gott (xeme</mark>rod) cognistif - Liver of the TV for elections of a balance of the contraction of

applications under the	o identify States ie PCT.	party to th	e PCT on the front pages of pamphl	ets publishing international	
AM Armenia	and the second	10160 L S	THE PROPERTY OF THE PROPERTY.	ar garage	
AT America	•	GB	United Kingdom	MW Malawi Malawi	
AU Australia	្រាស់ ស្រី មាន		- Georgia (1991) Constitution of the Constitut	MX Mexico	
BB Barbados		GN	Guinea	NE Niger	
BE Belgium		GR	Greece (1)	NL Netherlands	
DE Dudie E		HU	Hungary	NO Norway	
BG Bulgaria		IE :	Ireland 19 19 19 19 19 19 19 19 19 19 19 19 19	NZ New Zealand	
BJ Benin			Italy Japan	PL Poland	
BR Brazil		JP KE		PT Portugal	
BY Belarus			Kenya Kyrgystan	RO Romania	
CA Canada		KG KP	Kyrgystan	RU Russian Federation	
CF Central African	Republic .	7.7		SD Sudan	
CG Congo		KR		SE Sweden	
CH Switzerland		· KZ		SG Singapore	
CI Côte d'Ivoire		LI	• • •	SI Slovenia	
CM Cameroon	۸	· · · LK		SK Slovakia SN Senegal	
CN China		LR	* ** .		
CS Czechoslovakia		LT		SZ Swaziland TD Chad	
CZ Czech Republic		LU	_ ** _	TG Togo	
DE Germany		LV,		TJ Tajikistan	
· DR · Denmark		MC	• •	TT Trinidad and Tobago	
EE Estonia		MID		UA Ukraine	
ES Spain		MG		UG Uganda	
FI Finland		ML		US United States of America	
FR France		MN		UZ Uzbekistan	

10

15

20

25

30

35

- - 1

المتحد بمثالج والمهاوي

÷.

5 kg 4

1

Switch with one-bit resolution

The present invention relates to a method in accordance with the preamble of the appended claim 1 and a switch in accordance with the preamble of the appended claim 5 for implementing switching with one bit resolution.

In digital transmission systems, data is transmitted in a successive stream of bits or symbols in time slots in which a predetermined number of bits, typically eight bits, are transmitted. In conventional PCM systems, these bits in one time slot are all reserved for one channel. In the European 2048 kbit/s basic multiplex system (in which the frame length is 32 time slots, i.e. 256. bits), altogether 30 speech channels each having a transmission rate of 64 kbit/s can be sent in this way. (The corresponding United States system has 24 channels, the rate being 1544 kbit/s).

Today, however, sophisticated speech encoding methods are available for improving the transmission capacity. The capacity of the above 2048 kbit/s basic system. can be enlarged to 60 or 120 speech channels, for example. In such a case, the information in the speech channels has Atomber Goded and an code consultant TM is the graph of the Branch of the last and the second of the second of

On account of such encoding methods, one speech channel thus only occupies some of the bits in the time slot, e.g. four or two bits out of eight. Codecs are also available wherewith a band of 7 kHz, for instance, can be transmitted by employing 6, 7 or 8 bits per time slot, i.e. by taking up 48, 56 or #64 kbit/s of the capacity of the basic multiplex system. Such approaches allow subchannels, such as data channels, to be packed into one time slot, since less than 8 bits per time slot are needed to transmit the actual channel.

> N 15 1 11 15 11 z skil.

> > 20 TY

As a result of the development described above, a  $r_{\alpha}^{2}=1/(\mathbf{e}^{2}-\mathbf{h}^{2})^{2}h$ 

 $\hat{\mathcal{L}}_{L}$   $\hat{\mathcal{A}}$ 

BNSDOCID: <WO 9709839A1 L >

20

25

30

need has arisen to switch information to be transferred with one bit resolution instead of switching byte by byte (i.e. one word at a time). Such switches operating with one bit resolution have usually been implemented by using switching memory circuits having a width of one bit. The problem attending such an approach, however, is that the number of memory circuits increases quadratically in relation to the number of channels. Consequently, the memory circuits in practice pose a limitation on the capacity of the switch, since the physical size and also the power consumption of the switch rapidly increases to be impractically high when the number of channels increases.

This drawback also attends the switch disclosed in PCT application WO 93/16568. This publication discloses a switch switching on bit level and serving as an aid to a 15 switch operating on byte level. In this switch, the switching has two phases in such a way that first the desired bytes are selected and thereafter the desired bits are selected from these bytes. The incoming bytes (words) to the auxiliary switch are first written into speech memories having a width of one byte, their number being equal to the number of bits in a byte. Under the control of a first control memory block, one byte is selected from each speech memory, and this byte is stored in a corresponding byte memory. Hence the number of byte memories is equal to the number of speech memories. Thereafter, under the control of a second control memory block, one bit is selected 00 from each byte memory for storage in a bit memory. In this way, a new PCM word is formed as the output of said switch. 

The drawback attending the above solution is, however, still the fact that a relatively large number of memory circuits are needed, since the number of copies of each incoming byte must equal the number of bits in the byte. As a result, also the physical size and power consumption of the switch are still relatively high. Furthermore, this solution is intended to serve as a small auxiliary switch alongside a switch performing byte-oriented switching, and is not as such intended as an independent (high-capacity) switch.

It is an object of the present invention to provide an improvement in an independent switch with one bit resolution so as to afford considerably more efficient memory circuit utilization. This object is achieved with the method in accordance with the invention, which is characterized by what is disclosed in the characterizing portion of the appended claim 1. The switch in accordance with the invention is characterized by what is disclosed in the characterizing portion of the appended claim 5.

The idea of the invention is to implement a switch in the manner described hereinbelow. Input links of the switch are grouped to multiplexers which interleave the input signals of the switch into a smaller number of higher-rate serial signals. These signals are stored by 20 writing the bits of the serial signals into the same memory location having a width of several bits. This is preferably carried out in such a way that bits corresponding to each other (i.e. bits occurring in the same write time slot) are stored at one memory location. In a 25 preferred embodiment, a memory location corresponds in width to the number of multiplexers. Reading out from the memory is carried out in two steps, first selecting the correct byte from the memory and thereafter selecting the desired bit from this byte.

On account of the solution in accordance with the invention, it is possible to pack data very effectively into the memory of the switch. In other words, the switching memory can be implemented with a minimum of memory circuits, thus enabling low power consumption and a small physical size for the switch.

In the following the invention and its preferred embodiments will be described in greater detail with reference to examples in accordance with the accompanying drawings, in which

5 Figure 1 shows a switch in accordance with the present invention,

Figures 2a and 2b depict two incoming signals to the switch shown in Figure 1,

Figure 2c illustrates a signal to be stored in the switch shown in Figure 1,

Figure 3 illustrates storing in a switching memory shown in Figure 1, and

Figure 4 illustrates a more extensive switch composed of four individual switches.

Figure 1 shows a switch in accordance with the present invention with one bit resolution. In this exemplary case, N incoming serial time-division connections or links denoted by references PCM<sub>inl</sub>...PCM<sub>inN</sub> are connected to the switch. In each of these incoming signals, the frame

20 length is K bits, and hence an individual signal has a maximum of K channels in accordance with the above.

An individual incoming signal may be for instance the above 2048 kbit/s signal in accordance with the ITU-T (formerly CCITT) recommendations G.703 and G.704 or a

- signal having a rate that is a multiple of this basic rate. If a 2048 kbit/s signal is involved, the frame may comprise for example only one channel having a width of 256 bits or 256 channels having a width of one bit, or a combination of these two extreme cases. In general
- outline, a frame of K bits for an individual incoming signal may comprise 1...K channels each of which has a width of n bits, n being an integer smaller than or equal to K. In the following, a rate equal to twice the basic rate will be employed by way of example, wherein each in-
- 35 coming line constitutes a 4096 kbit/s (K=512) serial

connection, 32 of such incoming signals being provided (N=32), and hence there is a total of K×N = 512×32 = 16384 incoming "one-bit channels" to the switch, each having a capacity of 8 kbit/s. All channels are thus formed from such one-bit channels or multiples thereof. Since, however, the switch of the invention performs switching of all channels one single-bit "sub-channel" at a time, this one-bit channel is called a basic channel in this context (even though it forms only part of a higher-rate channel).

The incoming lines are divided to multiplexers A<sub>1</sub>...A<sub>x</sub>, X multiplexers being provided. Hence, there are M = N/X similar signals to each multiplexer. Thus the ratio of incoming signals and multiplexers is (preferably) such that the signals can be evenly divided between the multiplexers. Each multiplexer interleaves the incoming signals into serial form, and hence the bit rate at the output of each multiplexer is N/X times the bit rate of the incoming signals. The number X may be e.g. 4, 8 or 16; in the following a case where X = 4 is exemplified.

Figures 2a and 2b illustrate a first and second incoming signal for the first multiplexer (A<sub>1</sub>), i.e. Figure 2a shows an incoming signal from link PCM<sub>in1</sub> and Figure 2b shows an incoming signal from link PCM<sub>in2</sub>. Each bit is denoted by x.y, where the number x in front of the full stop indicates the consecutive number of the incoming signal or link to the multiplexer, and the number y after the full stop indicates the sequence number of the bit within the signal frame structure (1sysK).

A signal IN1 of the kind shown in Figure 2c is generated at the output of the first multiplexer (A<sub>1</sub>), including initially the first bit from each incoming signal, thereafter the second bit from each incoming signal etc., and lastly the K:th bit from each incoming signal (N/X of incoming signals being provided). Correspondingly, each multiplexer interleaves the incoming

20,,

signals into a single serial output signal. Hence, there is a total of X such output signals, denoted by IN1...INX in Figure 1.

The output signals of the multiplexers are stored in a switching memory SM, having a total of (N×K)/X memory locations each having a width of X bits. Figure 3 illustrates storing in the switching memory. In each time slot for the incoming signals (i.e. of output signals of the multiplexers), writing is carried out into the same memory location having a width of X bits in such a way that in the first time slot of the frame, the data is written into memory location 1, in the second time slot of the frame into memory location 2, etc., and in the last time slot of the frame into memory location (N×K)/X: (It should be noted that in this case, the time slot corresponds to one basic channel.) Hence, the contents of the output signal frame of the first multiplexer (A1) are stored in bit positions 1, the contents of the output signal frame of the second multiplexer (A2) are stored in bit positions 2, etc., and the contents of the frame for the last multiplexer  $(A_x)$  are stored in the last bit position (X) in the memory locations of the switching memory.

The write addresses are generated in a write address counter 12, which increments (in synchronization with the clock signal on the write side) continually from one to  $(N\times K)/X$  (4096 in this exemplary case). The write operation is carried out cyclically with addresses generpated by counter 12. The grant of the country of

There is one outgoing multiplexed 8×4M line (i.e., 16 standard 2M PCM signals) from the switch of Figure 1. One memory location is provided in the control memory CM of the switch for each bit outputted to the line, i.e. there is a total of N×K/X memory locations. The control memory is read in step with a read address counter 13. The counter increments continually from one to N×K/X. Each

memory location in the control memory CM is bipartite in such a way that the first part CM1 stores the read addresses of the switching memory SM and the bits of the second part CM2 control a selector SEL. The data stored in the first part of each memory location indicates the storage address in the switching memory of the X-bit word whose bit content (i.e., 8 kbit/s basic rate channel) is to be switched to the relevant output channel.

Hence, a connection between two channels is established when the control memory CM is read cyclically at
addresses generated by counter 13, and a read address for
the switching memory SM is obtained from the data in the
control memory. In the switching memory, writing into the
memory constantly alternates with reading out therefrom.

As such, the above arrangement is known from byte-oriented
switches.

By means of the control memory, the contents of the corresponding memory location (in the switching memory) are read into a register REG having a width of X bits. By means of the control word obtained from the second part of the control memory on the other hand, the correct bit of this word which was introduced into the register is selected with a selector SEL. Hence, one word is read out into the register per every outputted bit, and the correct bit is selected from these.

The switching information stored in the control memory is obtained from a processor unit CP (not shown) controlling the equipment, which may have received the information for instance through the signalling network to which the equipment is connected. Since maintenance of the contents of the control memory takes place in a manner known per se and does not relate to the actual inventive idea, it will not be described in greater detail in this context.

BNSDOCID: <WO\_\_9709839A1\_I\_>

Finally, serial connections for the outbound direction are formed from serial data obtained from the selector SEL in a manner known per se in a demultiplexer unit 14. Since the forming of the outgoing connections is not within the scope of the actual inventive idea, it will not be described in greater detail in this context.

The number of outgoing connections M of the basic block of the above-described switch equals N/X, in other words, equals the number of connections multiplexed by one multiplexer. The number of outgoing connections can be 10 replicated by replicating parts SM, CM, REG and SEL in Figure 1. In that case, if for example in accordance with the above preferred embodiment a 64 PCM × 64 PCM switching matrix (PCM denotes a standard 2MwPCM signal) is desired, 15 four parallel switching memory control memory register -selector combinations are needed; each switching one outgoing 8x4M multiplexed line. During the write phase, the four-bit 8×4M output signal from multiplexers A1-A4 is written simultaneously into seach of the four switching memories under the control of a common write address counter. During the read phase, the word corresponding to the desired switching stored in the switching memory corresponding to each multiplexed 8×4M line is stored in the register corresponding to the pertinent line. The selector 25 corresponding to the line selects, under the control of the control memory, the bit corresponding to the desired connection from this register. This enables switching of the desired connection from the four incoming multiplexed 8×4M lines to the four outgoing 8×4M lines. If the read rate of the switching memory SM can be increased to be 30 four-fold in relation to the write rate, the switching memory need not be replicated, but all four control memory -register -selector combinations may use a switching mempage ory in common.

35 In accordance with the invention, incoming PCM

ŧ.

connections can easily be added to the combination described above without adding to the actual switching equipment. The above-described 64 PCM × 64 PCM switch, for instance, can easily be expanded into a 256 PCM × 64 PCM switch merely by employing a four-fold number of input multiplexers and by having a memory width of sixteen bits in the switching memory (memories).

For example a 256 PCM × 256 PCM matrix is correspondingly achieved in the manner shown in Figure 4 by employing four 256 PCM × 64 PCM switches SW1...SW4 as described above in parallel. All switches are controlled by a control processor CP through a control bus 42. The control processor also distributes the necessary clock signals to all switchesbarEach switch (SW) interleaves 15 incoming serial signals PCMini P - PCMiniM to a common data bus 42, which in this case has a width of 4X bits, and some (in this case, a fourth) of the signals are outputted from each switch. In each switch, the contents of the data bus are written into asswitching memory, preferably in this 20 case having a width equal to the number of signals (4X) on the data bus 42. In each basic switch, the word corresponding to the desired channel is read out from the switching memory, and the selected bit is chosen from this word by a selector. The above-described more extensive 25 switch can naturally also be implemented with one physical to punitary the and a normal part of the process of the first the

In each case, the number of serial signals (PCM) to be switched and the rate of the control/switching memory employed determine how many copies of the switching memory are to be taken.

the above with reference to the examples in accordance with the accompanying drawings, it is obvious that the invention is not restricted thereto but can be modified within the scope of the inventive idea disclosed in the

30

# foregoing and in the attached claims.

the control of the second of t	
engagina in transportation and all games responses responsible and attraction of the first state of the first	
$oldsymbol{x}_{i} = oldsymbol{x}_{i} + old$	
ఆయుగాండి కార్యం కార్ప్ ఉంది. కాటా కాండాన్ని కాట్ కాట్ కాట్ కాట్కుడ్డాన్ని కాట్కాన్ని కాట్కాన్ని	
many to the contract of the second of the contract of the cont	
i grand i com grandi na namentam mili sament de sament de sament de sament de la sament de la sament de la com	
and the state of t	
STORT BOOK TO THE COURSE OF THE COURSE OF THE RESERVE OF THE PROTECTION OF THE COURSE	•
ಕ್ಷ ಕೃತ್ತಿ ಕ್ರಾಪ್ತಿಕ ಕ್ರಾಪ್ತಿಕ ಕ್ಷಾಪ್ತಿಕ ಕ್ಷಾಪ್ತಿಕ ಕ್ಷಾಪ್ತಿಕ ಕ್ಷಾಪ್ತಿಕ ಕ್ಷಾಪ್ತಿಕ ಕ್ಷಾಪ್ತಿಕ ಕ್ಷಾಪ್ತಿಕ ಕ್ಷಾಪ್ತಿಕ	
్రా క్రామం కార్యాల్లో కార్స్ కార్స్ కార్ ఉంది. అంది మండి కార్యాల్లో ఉంది. మీర్ కోడ్డా మండి అయికే సంకేటికి మండి	
Capacity Control	
NORMAN STORMAN TO SEE THE SERVICE OF MARKET HE SEE FORMAN MARKET HE	
-ing at one we water at sid correct an armor as a Coly	2
Addit signal a un the switch.	
్రామం ఉన్న ఉన్న కార్మం ఉన్న ఉన్న ఉన్న ఉన్న ఉన్న ఉన్న ఉన్న ఉన్	
How like It has been not to like now allanging palenders now h	
The cold of gradients of the new processors as said affine the Color of the second of the color	
	7.1
$\mathcal{D}_{i}$ and	
ுக்கு இந்த இது இது இது இரு இது இது இது இது இது இது இது இது இது இத	
parties of propries the decay of the stability builts of the decay of the stability of the	
of the control of the	
o postavija segitario, prasavijajo, gado aktuato obođutavanih spisa mado imilio izavijaš s	
ಗಳಲ್ಲಿಲ್ಲಾಗ ಕರ್ಮಕ್ರತ್ಯಗಳ ಬೈಲಾಕಕಾಗು ತಾರ್ಮಕ್ಷಿಗೆ ಕಟ್ಟು ಬರ್ಗಳಾಗಿ ಬಾರು ಅಂದು	
the property of the control of the property of the control of the	
் எளுக்கு இது இருந்து இது இருந்து இது இ <b>து இது இது இரு</b> இருந்து இது இருந்து இது இருந்து இது இருந்து இது இருந்து இ	
Company of the state of the sta	
and the control of th	11
indexisting the Property of the State of the Company of the State of t	
MOTO CALABORATE CONTROL OF CONTRO	
and the second of the control of the	
The first of the f	

20

25

#### Claims:

- 1. A method for implementing switching in a switch in a digital telecommunications system, in accordance with which method
- N incoming signals are input to the switch, each comprising successive one-bit time slots that form successive frames, each frame comprising K time slots,
- the contents of the time slots for the incoming signals are stored in a memory (SM) at a memory location determined by a write address in such a way that a word having the width of at least one bit is stored at one memory location,
- one word at a time is read out from the memory (SM), wherefrom the desired bit is selected for the outbound signal from the switch,
  - characterized in that
  - the incoming signals are distributed to X multiplexers  $(A_1 \dots A_x)$ , each interleaving the incoming signals thereto into a single serial output signal (IN1...INX), and
    - writing into memory is carried out by writing the contents of the time slots of the output signals into the same memory location having a width of at least X bits, the memory location changing from one time slot of the output signals of the multiplexers to another.
    - 2. A method as claimed in claim 1, c h a r a c t e r i z e d in that the memory (SM) employs memory locations having the exact width of X bits.
- 3. A method as claimed in claim 1, c h a r a c t e r i z e d in that a total of  $(N \times K)/X$  memory locations is employed in the memory (SM).
- 4. A method as claimed in claim 1, c h a r a c t e r i z e d in that when the capacity of an existing switch is increased, the number of multiplexers and the

memory width is increased, maintaining the above-stated dependency.

- 5. A switch for a digital telecommunications system for implementing switching with one bit resolution, said switch comprising
- input connections for N incoming signals, each comprising successive one-bit time slots forming successive frames each comprising K time slots,
- a memory (SM) for storing the contents of the time lots for incoming signals at a memory location determined by a write address in such a way that a word having a length of several time slots is stored at one memory location,
- means (CM) for reading out one selected word at a time from said memory, and
  - means (REG, SEL) for selecting a given bit from the word read out,
  - characterized in that the switch further comprises
- $\ \ \, \text{X multiplexers} \ \, (A_1 \ldots A_x) \ \, \text{to which the incoming} \\ \text{signals are connected in such a way that some of the} \\ \text{signals arrive at each multiplexer, for interleaving the} \\ \text{signals introduced to each multiplexer into a single} \\ \text{serial output signal, and}$
- 25 memory locations of a width of at least X bits in said memory (SM) for storing the contents of corresponding time slots of the output signals of the multiplexers at the same memory location.
- 6. A switch as claimed in claim 5, c h a r a c 30 terized in that said memory (SM) has memory locations having the exact width of X bits.
  - 7. A switch as claimed in claim 6, c h a r a c t e r i z e d in that said memory (SM) has a total of  $(N\times K)/X$  memory locations.
- 8. A switch as claimed in claim 5, charac-

t	е	r	·i	Z	е	d	in	that	it	is	arranged	as	part	of	a	switch
of	ĒĢ	gre	at	tei	ר (	cap	acit	у.					•	•		


9. A switch as claimed in claim 8, c h a r a c - t e r i z e d in that several switches are arranged in parallel in said switch of greater capacity.


5 parallel in said switch of greater capacity.	
The control of the property of the second of the control of the co	
the control of the co	
is the constant of the perfect of the analysis of the state of the sta	
the gradient of the Charles have a first the first	
on the transfer of the second	•
THE SHE WINDS A THIRD DONE WHEN HE WENTER HE SERVICES FROM THE STATE OF	
್ ಗ್ರಾಮಕ್ಕಳ ನಡೆಗಿ ಸ್ವರ್ಥ ಕ್ರಮಗಳ ಕ್ರಮಗಳ ಕ್ರಮಗಳ ಸ್ವರ್ಥಕ್ಕೆ ಮುಖ್ಯ ಸ್ವರ್ಥಕ್ಕೆ ಮುಖ್ಯಕ್ಕೆ ಸ್ವರ್ಥಕ್ಕೆ ಸ್ವರ್ಥಕ್ಕೆ ಸ್ವರ ಸ್ವರ್ಥಕ್ಕೆ ಮುಖ್ಯಕ್ಕೆ ಸ್ವರ್ಥಕ್ಕೆ ಸ್ವರ್ಥಕ್ಕೆ ಸ್ವರ್ಥಕ್ಕೆ ಸ್ವರ್ಥಕ್ಕೆ ಸ್ವರ್ಥಕ್ಕೆ ಸ್ವರ್ಧಕ್ಕೆ ಸ್ವರ್ಥಕ್ಕೆ ಸ್ವರ್ಥಕ್ಕೆ ಸ	
as base beared for and all publicant and (VV) ensure -	
bas water or bins soul aske to	, °
peaks if Eng. Pill) for selection o given bit whem	
or mail flot like this feat we have been soint to the first transfer with the second to the second t	
the property seed them are supplying the seed of the Army of the	911
The state of the s	
្រុសស្រាស្ត្រ ព្រោះ នេះបានក្រុម ប្រជាព្រះ ប្រជាព្រះ ប្រជាព្រុម ស្រាស្ត្រ ប្រជាព្រះ ប្រជាព្រះ ប្រជាព្រះ ប្រជាព្	
computer a right carestroism does on borrowing form	
ရွားသည် ကောင်းသည်။ မြေသည် မောင်းသည် သည် ကောင်းသည် သည် သည် သည်သည်။ မောင်းသည် သည် မောင်းသည် သည် မြောင်းသည်။	2. B
ಸಾಕ್ಷಮಾರ್ಯ ಜೀನ್ ಎಚ್.ರಾಸ್ ಸ್ಟ್ರಾನ್ ಪ್ರವಾಣಕ್ಕೆ ಸ್ಟ್ರಾನ್ ಸ್ಟ್ರೀಸ್ಟ್ ಸ್ಟ್ರಾನ್ ಸ್ಟ್ರಾನ್ ಸ್ಟ್ರಾನ್ ಸ್ಟ್ರಾನ್ ಸ್ಟ್ರಾನ್ ಸ	
ි දක්වා අතුර දක්ව දක්වා වෙන වෙන කුතුක්සුක් මැසිදුව විශාලක වැනි කිරීම දක්වා විශාලක විශාලක විශාලක විශාලක විශාලක	
continues of the second of the	
ညာကို ကို သို့ ကို ကို ကို သည်။ သည်။ သည် <b>းသည်။ သည်</b> ကောင်းကြောင်း ကြောင်းကြောင်း ကြောင်းကြောင့် မြောင်းကြောင့် မြောင်းကြောင့်	
and the control of th	IJÜ
医多氏病 化二氯甲酚 经国际企业业 医多种 医红色病 经货币 化二甲基	
the state of the s	


The state of the s

State of the State

33







BNSDOCID: <WO 9709839A1 I >

And Share Bridge

## INTERNATIONAL SEARCH REPORT

International application No.

	PCT/FI 96/0	10473
A. CLASSIFICATION OF SUBJECT MATTER		
IPC6: H040 11/04 According to International Patent Classification (IPC) or to both no	ational classification and IPC	
B. FIELDS SEARCHED	:	
Minimum documentátion searched (classification system followed by	y classification symbols)	<del></del>
IPC6: H04Q; H04L		
Documentation searched other than minimum documentation to the	extent that such documents are included i	in the fields searched
SE,DK,FI,NO classes as above		
Electronic data base consulted during the international search (name	e of data base and, where practicable, searc	h terms used)
and the state of t	,	
EDOC, JAPIO	3 3	
		· · · · · · · · · · · · · · · · · · ·
C. DOCUMENTS CONSIDERED TO BE RELEVANT		<u>:</u>
Category Citation of document, with indication, where ap		Relevant to claim No.
A	ET LM ERICSSON), et la compensation de la compensat	1-9
A Company of the Comp		-
A US 4718058 A (FRANCISCUS J. VAN 5 January 1988 (05.01.88), s	VUGT), ee whole document	1-9
the state of the s	• •	
A EP 0418475 A2 (MITSUBISHI DENKI 27 March 1991 (27.03.91), se	KABUSHTKT)	1-9
A EP 0483516 A2 (FUJITSU LIMITED), (06.05.92), see whole docume	6 May 1992	1-9
	The second secon	·
Further documents are listed in the continuation of Box	C. X See patent family anne	x.
Special categories of cited documents:  A document defining the general state of the art which is not considered to be of particular relevance.	"T" later document published after the int date and not in conflict with the appl the principle or theory underlying the	ication but cited to understand
"E" ertier document but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is	"X" document of particular relevance: the considered novel or cannot be considered step when the document is taken alon	ered to involve an inventive
cited to establish the publication date of another cuation or other special reason (as specified)  Of document referring to an oral disclosure, use, exhibition or other means	"Y" document of particular relevance: the considered to involve an inventive ste	claimed invention cannot be
"P" document published prior to the international filing date but later than the priority date claimed	combined with one or more other such being obvious to a person skilled in the "&" document member of the same patent	ne art
Date of the actual completion of the international search	Date of mailing of the international	
20 December 1996		
Name and mailing address of the ISA/	Authorized officer	
Swedish Patent Office		
Box 5055, S-102 42 STOCKHOLM	Göran Magnusson	
Facsimile No. + 46 8 666 02 86 Form PCT/ISA/210 (second sheet) (July 1992)	Telephone No. +46 8 782 25 00	

### INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

			28/10/96	PCT/FI	96/00473	
cited in se	document arch report	Publication date	Patent famil member(s		Publication date	
WO-A1-	9316568	19/08/93	AU-B- 6 AU-A- 35 BR-A- 92 CA-A- 21 EP-A- 05 EP-A- 06 FI-A- 9 JP-T- 65 NO-A- 9 SE-B,C- 44 SE-A- 92	57354 62612 77993 06464 06391 79813 60897 41049 07056 10338 40779 69812	09/03/95 07/09/95 03/09/93 17/10/95 11/08/93 26/01/94 05/07/95 03/05/94 04/08/94 17/11/94 04/03/94 13/09/93 11/08/93	
US-A-	4718058	205/01/88		50803 m s <sup>†</sup> 53985 <del>7</del>	19/09/95 26/09/95 21/06/88	Ž.
noes not <sup>e</sup> Libber	TO Liedia Vingin A	aplomit . mi malignilians	DE-A- 350 EP-A,B- 01! SE-T3- 01!	56069 55025 55025 32525	08/12/88 18/09/85 18/09/85	
nt was Boog.	e Demili di. Desiriti di Se Carro	(5) 4.101-00 00 4 510 004 (1 2500 0	JP-A- 602 NL-B,C- 18	10048 19591 10588	27/04/94 22/10/85 16/12/92 16/09/85	
EP-A2-	0418475	27/03/91	US-A- 512 308 JP-A-	23012	17/01/91 16/06/92 08/04/91 02/08/91	10 . 14 . 14 .
EP-A2-	0483516		AU-A- 848	34096 32591 32409	11/02/93 14/05/92 29/03/92	
A COMPANY OF THE PARTY OF THE P		and the second s		37993 37350	12/05/92 15/02/94	e selektor ett s

Form PCT/ISA/210 (patent family annex) (July 1992)